

TABLE II
COMPARISON ON THE DESIGN OF THE IMPEDANCE TRANSFORMER BY THE IDEAL INVERTOR MODEL AND THE GENERALIZED INVERTOR MODEL

		Ideal design		Generalized design	
0		0.8595mm		0.8595mm.	
1		2.0790mm		2.0798mm	
2		5.6937mm		5.7006mm	
3		9.9254mm		9.9254mm	
L_1	θ_1	5.5676mm	0.2500π	5.6673mm	0.2545π
L_2	θ_2	5.5676mm	0.2500π	5.5676mm	0.2527π

Comparison of the ideal design and the generalized design for the impedance transformer is shown in Table II. The response curves of the two transformers are simulated and plotted in Fig. 6, where the ideal design (using the ideal invertor model) is unable to deal with the discontinuity of the step and thus evades it [3]. On the contrary, the generalized design (using the generalized model) copes with the discontinuity easily. The design comparison shows the formulae given by the generalized model is more accurate than the ideal one as discontinuities are considered.

IV. CONCLUSION

The new model of the generalized invertor is proposed for the symmetric- and asymmetric-type. It is suitable to general circuits networks instead of fewer lumped circuits. The new model is apt to be applied to the design of the passive network directly.

REFERENCES

- [1] S. B. Cohn, "Direct-coupled-resonator filters," *Proc. IRE*, vol. 45, pp. 187-196, Feb. 1957.
- [2] H. J. Riblet, "General synthesis of quarter-wave impedance transformers," *IRE Trans. Microwave Theory Tech.*, vol. MTT-5, pp. 36-43, Jan. 1957.
- [3] L. Young, "Stepped-impedance transformers and filter prototypes," *IRE Trans. Microwave Theory Tech.*, vol. MTT-10, pp. 339-359, Sept. 1962.
- [4] G. L. Mattahaei, L. Young, and E. M. T. Jones, *Microwave Filters Impedance-Matching Networks, and Coupling Structures*. New York: McGraw-Hill, 1964.
- [5] P. Benedek and P. Silvester, "Equivalent capacitance for microstrip gaps and steps," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-20, pp. 729-733, Nov. 1972.

A Design Procedure for Monolithic Matrix Amplifier

Claudio Paoloni and Stefano D'Agostino

Abstract—A procedure for the design of monolithic matrix amplifier is proposed. A simplified expression for small signal gain based on unilateral field-effect transistor (FET) model is derived. In particular, the Design-Oriented FET model previously published is adopted. The introduction of a set of design charts allows the designer a fast and accurate prediction of low frequency gain and 3-dB cutoff frequency of a given matrix amplifier. Good agreement with experimental data and simulations confirms the validity of the proposed design method.

I. INTRODUCTION

Matrix amplifier, due to the combination of multiplicative and additive amplification principle, represents a suitable solution when very wide frequency band and high gain are required. Many realizations have been recently presented in the literature [1]-[3].

Theoretical studies on matrix amplifier were also published [4]. Unfortunately, the complexity of the mathematical formulations limits their applicability to practical design. This becomes especially true when the parasitics of the field-effect transistor (FET) composing the amplifier are included in the computation. Approximate expressions for small signal gain were given, but partially, help to solve the problem.

In this paper a simple formula to accurately predict the matrix amplifier frequency response will be proposed. The formula in conjunction with the Design-Oriented FET model reported in [5] provides an effective and accurate prediction of matrix amplifier performance. As it was demonstrated, the Design-Oriented FET model effectively takes into account the FET parasitics, maintaining at the same time the simplicity of the unilateral model.

A straightforward process-independent graphical design procedure for matrix amplifier is also defined to provide the designer a fast

Manuscript received July 26, 1995; revised September 23, 1996.

C. Paoloni is with the University of Roma "Tor Vergata", Department of Electrical Engineering, 00173 Roma, Italy.

S. D'Agostino is with the University of Roma "La Sapienza", Department of Electronic Engineering, 00184 Roma, Italy.

Publisher Item Identifier S 0018-9480(97)00277-9.




Fig. 1. Schematic of matrix amplifier.





Fig. 2. Design-oriented FET model.

Fig. 3. Comparison between theory and simulation for a 2×4 matrix amplifier.

and accurate design tool. The validity of the proposed theory will be demonstrated by comparison with simulations and experimental results from the literature.




Fig. 4. Comparison between theory and data from [8].

II. THEORY

The matrix amplifier, assuming a unilateral FET model approximation, can be schematized as in Fig. 1. The two-tier matrix amplifier will be considered in the following, since represents the common case of MIC [4], [6] and MMIC [1]–[3], [7], [8] realizations.

Three artificial transmission lines can be individuated in the circuit: input line, central line, and output line. Assuming the distributed amplification principle [9], the three transmission lines are imposed to have the same cutoff frequency and consequently the same phase velocity. Typically the cutoff frequency f_c of the input and the output transmission line is

$$f_c = \frac{\omega_c}{2\pi} = \frac{1}{\pi \sqrt{LC_{gs1}}} = \frac{1}{\pi \sqrt{L(C_{ds2} + C_{add})}} \quad (1)$$

and the characteristic impedance is

$$Z_0 = \sqrt{\frac{L}{C_{gs1}}} = \sqrt{\frac{L}{C_{ds2} + C_{add}}} = 50 \, \Omega. \quad (2)$$




Fig. 5. Fractional bandwidth X_{3dB} as a function of the term b for different term a [Chart Aa ($N = 2$); Chart Ab ($N > 2$)].

Particular attention must be devoted to the central line where the shunt capacitance is equal to $C_{gs2} + C_{ds1}$. To impose the phase velocity of the central line equal to the phase velocity of the input and the output transmission line, the series inductance must be recalculated as

$$L_c = \frac{1}{\pi^2 f_c^2 (C_{gs2} + C_{ds1})} \quad (3)$$

and consequently the characteristic impedance of the central line Z_{0c} results

$$Z_{0c} = \sqrt{\frac{L_c}{C_{gs2} + C_{ds1}}}. \quad (4)$$

The analytical procedure applied to distributed amplifier in [9] will be extended to matrix amplifier topology. The Design-Oriented FET model [5] (Fig. 2) is adopted in the computation to include, in a simple manner, the FET parasitics (in the following: $C_{gs} = C_{gse}$; $C_{ds} = C_{dse}$; $R_i = R_{ie}$; $R_{ds} = R_{dse}$).

The output current I_0 can be expressed as

$$I_0 = \frac{1}{2} g_{m2} e^{-\frac{\Theta_{d2}}{2}} \sum_{k=1}^N V_{dk} \frac{e^{-\tan^{-1}\left(\frac{\omega}{\omega_{g2}}\right)}}{\sqrt{1 + \left(\frac{\omega}{\omega_{g2}}\right)^2}} e^{-(n-k)\Theta_{d2}} \quad (5)$$

where

- g_{m2} transconductance of the FET's on the second row;
- ω_{g2} $1/R_{i2}C_{gs2}$;
- N number of FET's in the amplifier;
- V_{dk} voltage applied to the gate of the k -th FET of the second row;
- Θ_{d2} propagation constant of the output line.

The voltage V_{dk} is approximated, without affecting significantly the accurateness of the formulation, assuming a "zero-frequency" hypothesis, as

$$V_{dk} = \frac{N Z_{0c} R_{ds1}}{N Z_{0c} + 2 R_{ds1}} g_{m1} V_{ck} \quad (6)$$




Fig. 6. Chart B: 3-dB cutoff frequency f_{3dB} versus the FET gate-source capacitance C_{gs} for different fractional bandwidth X_{3dB} values.

where

- g_{m1} and R_{ds1} transconductance and the output resistor of the FET's on the first row, respectively;
- V_{ck} voltage applied to the C_{gs} of the k th FET on the first row.

Assuming the same analytical steps adopted in [9] the small signal gain can be expressed as (7), shown at the bottom of the page, where

- A_{d2} attenuation of the output line [9];
- A_{g1} attenuation of the input line [9];
- ω_{g1} $1/R_{i1}C_{gs1}$.

$$A_\omega = \frac{1}{2} g_{m1} g_{m2} Z_0 \frac{N Z_{0c} R_{ds1}}{N Z_{0c} + 2 R_{ds1}} \frac{e^{-\frac{N}{2}(A_{d2} + A_{g1})} \sinh\left(\frac{N}{2}(A_{d2} - A_{g1})\right)}{\sqrt{1 + \left(\frac{\omega}{\omega_{g1}}\right)^2} \sqrt{1 + \left(\frac{\omega}{\omega_{g2}}\right)^2} \sqrt{1 - \left(\frac{\omega}{\omega_c}\right)^2} \sinh\left(\frac{A_{d2} - A_{g1}}{2}\right)} \quad (7)$$




Fig. 7. Chart C: Term A_n as a function of the term b and number of FET's N .




Fig. 8. Chart D: Term t as a function of R_{ds}/N for different values of Z_{0c} .

Expression (7) can be rearranged, as is shown in [9], introducing the terms $a = N \frac{R_i}{Z_0}$ and $b = \frac{N}{4} \left(\frac{Z_0}{R_{ds}} \right)$, so as the low-frequency gain A_0 can be expressed as

$$A_0 = \frac{1}{2} g_{m1} g_{m2} N Z_0 \frac{Z_{0c} R_{ds1}}{N Z_{0c} + 2 R_{ds1}} \frac{\sinh(b) e^{-b}}{\sinh(b/N)}. \quad (8)$$

To prove the validity of the presented theory to predict small signal gain for matrix amplifier, comparisons with simulated and measured results will be presented. Remarks on the importance of using the Design-Oriented FET Model for the accurateness of the result will also be presented.

In Fig. 3 the small signal gain of a 2×4 matrix amplifier designed using AlGaAs HEMT reported in [10] is shown. The simulated gain of the circuit (performed by Libra^(TM)) is compared with the results obtained from (7) computed adopting both the conventional unilateral FET model and the Design-Oriented FET model. A comparison of theoretical results with measured and simulated data for the 2×4 matrix amplifier published by Chang *et al.* [8] is presented in Fig. 4.

Both examples clearly show a satisfactory agreement of this theory with data obtained from measurements and circuit simulations

by using CAD packages. The effectiveness of the simple formula presented, in the prediction of matrix amplifier small signal gain, is therefore confirmed. The use of the Design-Oriented FET model is mandatory to include the effects of the FET parasitics.

III. DESIGN PROCEDURE

The formulation expressed by (7) can be effectively used to define a design procedure, independent from active device, to predict, in term of 3-dB cutoff frequency f_{3dB} and low frequency gain A_0 , matrix amplifier performance for a given FET and the number of FET's per row N .

The fractional bandwidth is defined as [5]

$$X_{3dB} = \frac{f_{3dB}}{f_c} \quad (9)$$

where f_{3dB} is the 3-dB cutoff frequency of matrix amplifier expressed as

$$f_{3dB} = \frac{X_{3dB}}{\pi C_{gs} Z_0}. \quad (10)$$

The low-frequency gain A_0 (8) can be rewritten as

$$A_0 = g_{m1} g_{m2} A_n t \quad (11)$$

where

$$A_n = \frac{Z_0}{4} N \frac{\sinh(b) e^{-b}}{\sinh(b/N)} \quad (12)$$

$$t = \frac{Z_{0c} R_{ds}/N}{Z_{0c}/2 + R_{ds}/N}. \quad (13)$$

After these assumptions four design charts were derived from (7) and (11).

Chart A (Fig. 5, Aa for $N = 2$, Ab for $N > 2$) plots the fractional frequency X_{3dB} behavior as function of term b for different values of term a . Chart B (Fig. 6) plots the 3-dB cutoff frequency f_{3dB} versus the FET gate-source capacitance C_{gs} for different fractional bandwidth X_{3dB} values.

The term A_n is plotted in Chart C (Fig. 7) as a function of the b term (for $N = 2, 3, 4, 5, 6$). Chart D (Fig. 8) provides the term t as a function of the central line characteristic impedance Z_{0c} and of the ratio R_{ds}/N .

The simple design procedure to predict the frequency response of matrix amplifier can be outlined as follows.

First, the Design-Oriented FET model is calculated for the FET chosen to design the matrix amplifier and the terms a and b are then computed.

The 3-dB cutoff frequency f_{3dB} for the considered matrix amplifier is obtained from Chart B as a function of C_{gs} and the X_{3dB} value previously derived from Chart A. The term A_n is derived from Chart C for the given number of FET's N and the corresponding term b . The term t is obtained from Chart D assuming the Z_{0c} value calculated from (4). Finally the low-frequency gain A_0 is obtained substituting the values of A_n and t in (11).

The generalized nature of simple procedure described allows a fast prediction of the performance of matrix amplifier, maintaining the accuracy demonstrated for (7).

IV. CONCLUSION

A new and simple formula to predict the frequency behavior of matrix amplifier is presented. This formula in conjunction with the Design-Oriented FET model, previously presented, allows good accuracy and fast implementation. A graphical design procedure has been defined to provide a useful tool to designers for fast prediction of matrix amplifier performance. The comparison with experimental and simulated data demonstrates the effectiveness of this simple method.

ACKNOWLEDGMENT

The authors are grateful to K. B. Niclas of Watkins-Johnson Company for making available the device data for the results reported in Fig. 4.

REFERENCES

- [1] K. W. Kobayashi, R. Esfandiari, W. L. Jones, K. Minot, B. R. Allen, A. Freudenthal, and D. C. Streit, "A 6–21-GHz monolithic HEMT 2×3 matrix distributed amplifier," *IEEE Microwave Guided Wave Lett.*, vol. 3, pp. 11–13, Jan. 1993.
- [2] R. Heilig, D. Hollman, and G. Baumann, "A monolithic 2–52 GHz HEMT matrix distributed amplifier in coplanar waveguide technology," in *IEEE MTT-S Int. Microwave Symp.*, San Diego, CA, 1994, pp. 459–462.
- [3] S. D'Agostino, G. D'Inzeo, G. Gatti, and P. Marietti, "A low-DC power 2–18 GHz monolithic matrix amplifier," in *IEE Proc. Microwave Antennas and Propagation*, Dec. 1994, pp. 440–444.
- [4] K. B. Niclas and R. R. Pereira, "The matrix amplifier: A high-gain module for multioctave frequency bands," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-35, pp. 296–306, Mar. 1987.
- [5] C. Paoloni and S. D'Agostino, "An approach to distributed amplifier based on a design-oriented FET model," *IEEE Trans. Microwave Theory Tech.*, pp. 272–277, Feb. 1995.
- [6] S. D'Agostino, G. D'Inzeo, G. Grifoni, P. Marietti, and G. Panariello, "A 0.5–12 GHz hybrid matrix distributed amplifier using commercially available HEMT's," in *IEEE MTT-S Int. Microwave Symp.*, Boston, MA, 1991, pp. 289–292.
- [7] S. L. G. Chu, Y. Tajima, J. B. Cole, A. Platzker, and M. J. Schindler, "A novel 4–18 GHz monolithic matrix distributed amplifier," in *1989 IEEE MTT-S Int. Microwave Symp. Dig.*, June 1989, pp. 291–295.
- [8] A. P. Chang, K. B. Niclas, B. D. Cantos, and W. A. Striffler, "Monolithic 2–18 GHz matrix amplifiers," *IEEE Trans. Microwave Theory Tech.*, vol. 37, pp. 2159–2162, Dec. 1989.
- [9] J. B. Beyer, S. N. Prasad, R. C. Becker, J. E. Nordman, and G. K. Hohenwarter, "MESFET distributed amplifier guidelines," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-32, pp. 268–275, Mar. 1984.
- [10] R. Dixit, B. Nelson, W. Jones, and J. Carillo, "A family of 2–20 GHz broadband low noise AlGaAs HEMT MMIC amplifiers," in *1989 IEEE Microwave and Millimeter-Wave Monolithic Circuits Symp. Dig.*, June 1989, pp. 15–19.

Calculation of Distributed Capacitances of Spiral Resonators

Zunfu Jiang, P. S. Excell, and Z. M. Hejazi

Abstract—A method for calculating the distributed capacitances and resonant frequencies of spiral resonators is described. First, the charge distribution on a spiral is found by a simplified model and the moment method, then the distributed capacitance is calculated. The equivalent inductance of the spiral resonator is then evaluated according to a standard formula, and the resonant frequencies are finally computed. The calculated results are compared with experimental data, and a good agreement between them is shown.

I. INTRODUCTION

Planar spirals have certain advantages as electrically small resonators, but their characteristics are not well understood and empirical design methods tend to be used. Experimental results for some characteristics of planar spiral resonators are described in [1]. The equivalent circuit of a planar spiral resonator can be made up of an inductance, a capacitance, and a resistance. The inductances of thin-film planar spirals are considered in [2]–[4]. An empirical formula, with limited accuracy, for calculating the distributed capacitance of planar spirals is given in [5] as

$$C = 0.035D_o + 0.06 \quad [\text{pF}] \quad (1)$$

where D_o is the outer diameter of the spiral in millimeters. This formula is only approximate as it clearly neglects several relevant parameters.

The inductance and resistance of a planar spiral resonator can be computed with sufficient accuracy from the available literature. While the resonant frequencies of spiral inductors can also be predicted using standard software packages, there is a high cost in computational time and it is useful to have analytical expressions if they can be found. For this, a simple effective method for the capacitance is the main need.

In this paper, a method for calculating distributed capacitances and resonant frequencies of spiral resonators is described. First, the charge distributions on the spirals are found by a simplified model and the moment method. Then, the distributed capacitances of the spiral resonators are calculated. The equivalent inductances of the spiral resonators are then evaluated according to a standard formula and the resonant frequencies are finally computed and compared with experimental data from Nishi *et al.* [1].

II. CALCULATION OF THE DISTRIBUTED CAPACITANCE

A planar spiral resonator system includes a spiral on a substrate, coupling circuits, and a shield box. For simplicity, a spiral in a uniform dielectric medium with permittivity ϵ is considered and is illustrated, with an equivalent circuit, in Fig. 1.

It is assumed that the capacitance C_o per unit length of the spiral resonator is given (see Section III). Following the method described in [8], the total distributed capacitance C of the spiral resonator can be

Manuscript received October 17, 1995; revised September 23, 1996.

Z. Jiang is with the Institute of Electronics, Academia Sinica, Beijing 100080, China.

P. S. Excell and Z. M. Hezaji are with the Department of Electronic and Electrical Engineering, University of Bradford, Bradford BD7 1DP, U.K.

Publisher Item Identifier S 0018-9480(97)00278-0.